

AMENDMENT TO THE CLAIMS:

Claims 1-4 (Canceled)

Claim 5. (Currently Amended) A memory, comprising:

a gate conductor ~~having~~ comprising a first side and a second sides, said first side ~~having~~ comprising a slope and said second side having comprising a substantially vertical sidewall prior to deposition of a polysilicon spacer material; and

at least one floating gate [formed of] comprising polysilicon spacer material and formed on said second side of said gate conductor such that said gate conductor surrounds said at least one floating gate on a plurality of sides.

B' Claim 6. (Currently Amended) The memory according to claim 5, wherein said gate conductor is formed on a silicon substrate, and

wherein adjacent ones of said at least one floating gate are isolated from each other and said ~~second sidewall~~ second side includes tapered regions provided between the adjacent ones of said at least one floating gate.

Claim 7. (Original) The memory according to claim 5, wherein said gate conductor surrounds said at least one floating gate on only two sides.

Claim 8. (Original) The memory according to claim 5, wherein said gate conductor surrounds said at least one floating gate on at least two sides.

Claim 9. (Original) The memory according to claim 8, wherein said gate conductor surrounds said at least one floating gate on three sides.

Claim 10. (Original) The memory according to claim 5, wherein said at least one floating gate is self-isolated from an adjacent floating gate by said gate conductor.

Claim 11. (Original) The memory according to claim 10, wherein said gate conductor surrounds said at least one floating gate on at least two sides.

Claims 12-49. (Canceled)

50. (New) The memory according to claim 5, wherein said floating gate formed on said gate conductor comprises a single sidewall structure.

51. (New) The memory according to claim 5, further comprising a source and a drain each formed and aligned on a same level.

52. (New) The memory according to claim 5, wherein said gate conductor comprises a control gate.

53. (New) The memory according to claim 6, wherein an angle between said first side and said

cont
B1

said substrate is less than 90 degrees.

54. (New) The memory according to claim 53, wherein said angle is between about 45° and 60°.

55. (New) The memory according to claim 5, wherein said first side comprises a tapered sidewall.

56. (New) The memory according to claim 5, further comprising an oxide layer formed on said second side and having a substantially uniform thickness.

57. (New) The memory according to claim 5, further comprising a tunneling region formed underneath said floating gate.

58. (New) The memory according to claim 5, wherein said gate conductor is covered by a dielectric comprising a thickness in a range of about 100 nm to 1,000 nm.

59. (New) The memory according to claim 5, wherein said second side comprises a notch side having three sidewalls, said floating gate being formed on said three sidewalls.

60. (New) The memory according to claim 5, wherein said gate conductor comprises an active area, and

Cont
B'

wherein said floating gate overlaps said active area by a predetermined minimum dimension to provide a predetermined threshold voltage.

61. (New) The memory according to claim 5, wherein an oxide sidewall is formed on said gate conductor.

62. (New) A memory, comprising:

a gate conductor comprising a first side and a second side, said first side comprising a first slope and said second side comprising a second slope, where said second slope is greater than said first slope; and

at least one floating gate formed on said second side of said gate conductor such that said gate conductor surrounds said at least one floating gate on a plurality of sides.
